

(Autonomous) Sree Sainath Nagar, A. Rangampet-517 102

#### **Department of Electronics and communication Engineering**

#### <u>Lesson Plan</u>

Name of the Subject: ASIC DESIGN (14MT25706) Class & Semester: M. Tech. (VLSI) – I Semester Name of the faculty Member: M.BHARATHI

| S.<br>No. | Торіс   | No. of<br>periods | Book(s)<br>followed | Topics for self study                     |  |  |  |  |  |  |
|-----------|---|-------------------|---------------------|---|--|--|--|--|--|--|
|           | UNIT – I:   |                   |                     |   |  |  |  |  |  |  |
| 1.        | ASIC Design Styles: Introduction  | 1                 | T1                  | ASIC Design flow,<br>ASIC cell libraries. |  |  |  |  |  |  |
| 2.        | ASIC Categories   | 1                 | T1                  |   |  |  |  |  |  |  |
| 3.        | Gate arrays   | 1                 | T1                  |   |  |  |  |  |  |  |
| 4.        | Standard cells - Cell based ASICs , Mixed mode and analogue ASICs         | 1                 | T1                  |   |  |  |  |  |  |  |
| 5.        | PLDs  | 1                 | T1                  |   |  |  |  |  |  |  |
| 6.        | <b>ASICs – Programmable logic devices</b> :<br>Overview, PAL – based PLDs | 1                 | T1                  |   |  |  |  |  |  |  |
| 7.        | Structures  | 1                 | T1                  |   |  |  |  |  |  |  |
| 8.        | PAL Characteristics   | 1                 | T1                  |   |  |  |  |  |  |  |
| 9.        | FPGAs: Intoduction  | 1                 | T1                  |   |  |  |  |  |  |  |
| 10.       | Selected families   | 1                 | T1                  |   |  |  |  |  |  |  |
| 11.       | Design outline  | 1                 | T1                  |   |  |  |  |  |  |  |
|           | Total periods required:   | 11                | •                   |   |  |  |  |  |  |  |
|           | UNIT  | – II:             | •                   |   |  |  |  |  |  |  |
| 12.       | <b>ASICs – Design issues:</b> Design methodologies and design tools       | 2                 | T1                  | Scan test, BIST(Built in self test)       |  |  |  |  |  |  |
| 13.       | Design for testability  | 2                 | T1                  |   |  |  |  |  |  |  |
| 14.       | Economies   | 2                 | T1                  |   |  |  |  |  |  |  |
| 15.       | ASICs Characteristics and Performance:<br>Design styles                   | 2                 | T1                  |   |  |  |  |  |  |  |

|                                    | 1   | <b>T</b> 4   | 1   |
|------------------------------------|---|--|---|
| Gate arrays                        | 1   | T1   |   |
| Standard cell – based ASICs        | 1   | T1   |   |
| Mixed mode and analogue ASICs      | 1   | T1   |   |
| Total periods required:            | 11  |  |   |
| UNIT -III: ASICS-DE                | SIGN TECH   | INIQUES  |   |
| Overview                           | 1   | T1   | EDIF(Electronic design interchange format),   |
| Design flow and methodology        | 1   | T1   | Design tools-   |
| Hardware description languages     | 2   | T1   |   |
| simulation                         | 1   | T1   | -   |
| checking-commercial design tools   | 1   | T1   |   |
| FPGA Design tools: XILINX, ALTERA  | 2   | T1   |   |
| Total periods required:            | 08  |  |   |
|                                    | -IV:  | -  |   |
|                                    | 1   | T1   | FSM synthesis,<br>Memory Synthesis.   |
| VHDL and logic synthesis           | 1   | T1   | -   |
| Types of simulation                | 2   | T1   | _   |
| Boundary scan test                 | 1   | T1   | -   |
| Fault simulation                   | 1   | T1   | -   |
| Automatic test pattern generation. | 1   | T1   |   |
| ASIC Construction: Floor planning  | 2   | T1   |   |
| Placement                          | 2   | T1   |   |
| Routing                            | 1   | T1   |   |
| System partition                   | 1   | T1   |   |
| Total periods required:            | 13  |  |   |
|                                    | PARTITION   | 1  |   |
| Partitioning Methods               | 2   | T1   | Information format,<br>Research Topics:   |
| Floor Planning                     | 1   | T1   | Application Specific<br>instruction -set  |
| Placement                          | 1   | T1   | processors(ASIPs)   |
| Physical Design Flow               |   | T1   |   |
|                                    | Standard cell – based ASICs<br>Mixed mode and analogue ASICs<br>Total periods required:<br>UNIT -III: ASICS-DE<br>Overview<br>Design flow and methodology<br>Hardware description languages<br>simulation<br>checking-commercial design tools<br>FPGA Design tools: XILINX, ALTERA<br>Total periods required:<br>UNIT<br>LOGIC SYNTHESIS, SIMULATION AND<br>TESTING : Verilog and logic synthesis<br>VHDL and logic synthesis<br>VHDL and logic synthesis<br>Types of simulation<br>Boundary scan test<br>Fault simulation<br>Automatic test pattern generation.<br>ASIC Construction: Floor planning<br>Placement<br>Routing<br>System partition<br>Floor Planning<br>Floor Planning | Standard cell – based ASICs1Mixed mode and analogue ASICs1Total periods required:11UNIT -III: ASICS-DESIGN TECHOverview1Design flow and methodology1Hardware description languages2simulation1checking-commercial design tools1FPGA Design tools: XILINX, ALTERA2Total periods required:08UNIT -IV:08LOGIC SYNTHESIS, SIMULATION AND<br>TESTING: Verilog and logic synthesis1Types of simulation1Soundary scan test1Fault simulation1Automatic test pattern generation.1ASIC Construction: Floor planning2Placement2Routing1Total periods required:13UNIT -V: FPGA PARTITION1Partitioning Methods2Floor Planning1Total Periods required:13UNIT -V: FPGA PARTITION1 | Gate arraysImage of the second se |

| 39. | Global Routing                | 1  | T1 |  |
|-----|-------------------------------|----|----|--|
| 40. | Detailed Routing              | 1  | T1 |  |
| 41. | Special Routing               | 1  | T1 |  |
| 42. | Circuit Extraction            | 1  | T1 |  |
| 43. | DRC                           | 1  | T1 |  |
|     | Total periods required:       | 10 | •  |  |
|     | Grand total periods required: | 53 |    |  |

#### **TEXT BOOKS**:

T1: L.J.Herbst, "Integrated circuit engineering", OXFORD SCIENCE Publications, 1996.

#### **REFERENCE BOOKS:**

R1: M.J.S.Smith, "Application - Specific integrated circuits", Addison-Wesley Longman Inc 1997.

Signature of the faculty Member framing the syllabus



## SREE VIDYANIKETHAN ENGINEERING COLLEGE (Autonomous) Sree Sainath Nagar, A. Rangampet-517 102

## DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

#### Lesson Plan

Name of the Subject: CO-DESIGN (14MT25707)

#### Name(s) of the faculty Member(s) framing syllabus: P. Madhu Kumar

Class & Semester: M. Tech (VLSI) II SEM. Elective-II

| S. No.  | Торіс  | No. of<br>periods | Book(s)<br>followed | Topics for<br>Self Study  |  |  |
|---------|--|-------------------|---------------------|---------------------------|--|--|
| Unit I  |  |                   |                     |                           |  |  |
| 1.      | CO- Design Issues:   | 2                 | T1                  | Elevator<br>controller in |  |  |
|         | Co-design Models   |                   |                     | FSM, FSMD<br>models       |  |  |
| 2.      | Architectures  | 2                 | T1                  | models                    |  |  |
| 3.      | Languages  | 2                 | T1                  |                           |  |  |
| 4.      | Generic Co-design Methodology  | 2                 | T1                  |                           |  |  |
| 5.      | Co-Synthesis Algorithms:   | 2                 | T1                  |                           |  |  |
|         | Architectural Models   |                   |                     |                           |  |  |
| 6.      | Hardware/Software Partitioning   | 2                 | T1                  |                           |  |  |
| 7.      | Distributed System Co-Synthesis  | 1                 | T1                  |                           |  |  |
|         |  |                   |                     |                           |  |  |
| Unit II |  |                   |                     |                           |  |  |
| 8.      | <b>Prototyping and Emulation:</b> Prototyping and emulation techniques | 2                 | Τ1                  | FPGA, ASIC<br>mapping     |  |  |

| 0   | prototyping and amulation any ironmonta  | 2  | T1 |  |
|-----|--|----|----|--|
| 9.  | prototyping and emulation environments   | 2  |    |  |
| 10. | future developments in emulation and prototyping   | 1  | T1 |  |
| 11. | Target Architectures- I: Architecture<br>Specialization techniques   | 2  | T1 |  |
| 12. | System Communication infrastructure  | 1  | T1 |  |
|     | Total periods required:  | 08 |    |  |
|     | Unit III   |    |    |  |
| 13. | Target Architectures- II: Target Architecture  | 1  | T1 | ARM and  |
| 13. | and Application System classes   |    |    | SHARC  |
| 14. | Architecture for control dominated systems-<br>8051  | 2  | T1 | Architect-   |
| 15. | Architectures for High performance control   | 1  | T1 | ures   |
| 16. | Architecture for Data dominated systems-<br>ADSP21060  | 1  | T1 |  |
| 17. | TMS320C  | 1  | T1 |  |
| 18. | Mixed Systems and Less Specialized Systems   | 1  | T1 |  |
|     | Total periods required:  | 07 |    |  |
|     | Unit IV  | 1  |    |  |
| 19. | Compilation Techniques and Tools for<br>Embedded Processor Architectures: Modern<br>embedded architectures | 1  | T1 | Recent Trends<br>in Compiler<br>Design and<br>Development. |
| 20. | embedded software development needs  | 1  | T1 |  |
| 21. | compilation technologies   | 2  | T1 |  |
| 22. | Practical consideration in a compiler development environment  | 1  | T1 |  |
| 23. | <b>Design Specification and Verification:</b><br>Design  | 1  | T1 |  |
| 24. | co-design  | 1  | T1 |  |
| 25. | the co-design computational model  | 1  | T1 |  |

| 26. | concurrency  | 1  | T1 |   |
|-----|--|----|----|---|
| 27. | coordinating concurrent computations   | 2  | T1 | -   |
| 28. | interfacing components   | 1  | T1 | -   |
| 29. | Design verification and implementation verification  | 1  | T1 | _   |
| 30. | verification tools and interface verification  | 1  | T1 |   |
|     | Total periods required:  | 14 |    |   |
|     | Unit V   |    |    |   |
| 31. | Languages for System- level Specification and Design:  | 1  | T1 | Multi<br>language                           |
|     | System Level Specification   |    |    | design<br>examples                          |
| 32. | Design Representation for System Level<br>Synthesis  | 2  | T1 | Research<br>Topics: Co-                     |
| 33. | System Level Specification Languages   | 1  | T1 | <ul> <li>Design of</li> <li>Data</li> </ul> |
| 34. | Heterogeneous Specifications and Multi<br>Language Co simulation- Concepts for Multi-<br>language design | 1  | T1 | dominated<br>embedded<br>systems            |
| 35. | Co-simulation models   | 1  | T1 | _   |
| 36. | Cosyma system: Overview  | 1  | T1 | _   |
| 37. | Architecture- design flow and user interaction   | 2  | T1 |   |
| 38. | Partitioning   | 1  | T1 |   |
| 39. | Synthesis  | 1  | T1 |   |
| 40. | Lycos System: Introduction   | 1  | T1 |   |
| 41. | Partitioning and Design Space Exploration  | 1  | T1 |   |
|     | Total periods required:  | 13 | I  |   |
|     | Grand total periods required:  | 55 |    |   |
|     | · · ·  |    |    |   |

#### Text Books:

T1: Jorgen Staunstrup, Wayne Wolf, "Hardware / software co- design Principles and Practice", Springer, 2009.

#### Reference Books:

R1: Felice Balarine, "Hardware-Software Co-Design of Embedded Systems: The Polis approach", Springer, 1991.

Signature(s) of the faculty Member(s)

Signature of the Chairman (BOS)

framing the syllabus



## SREE VIDYANIKETHAN ENGINEERING COLLEGE (Autonomous) Sree Sainath Nagar, A. Rangampet-517 102

## **Department of Electronics and communication Engineering**

#### Lesson Plan

## Name of the Subject: DSP Processors (14MT25708) Class & Semester: M. Tech. (VLSI) – II Semester

Name of the faculty Member:

| S. No. | Торіс  | No. of       | Book(s)      | Topics for self study            |
|--------|--|--------------|--------------|----------------------------------|
|        | <b>UNIT – I: Introduction to</b>             | periods      | followed     |                                  |
| 1.     | Introduction, A Digital signal-processing    | 1            | T1           | Design Examples of               |
| 1.     | system, The sampling process                 | 1            | 11           | DFT and FFT.                     |
| 2.     | Discrete time sequences                      | 1            | T1           |                                  |
| 3.     | Discrete Fourier Transform (DFT) and         | 2            | T1           |                                  |
|        | Fast Fourier Transform (FFT)                 |              |              |                                  |
| 4.     | Linear time-invariant systems                | 1            | T1           |                                  |
| 5.     | Digital filters                              | 1            | T1           |                                  |
| 6.     | Decimation and interpolation                 | 1            | T1           |                                  |
| 7.     | Computational Accuracy in DSP                | 2            | T1           |                                  |
|        | Implementations - Number formats for         |              |              |                                  |
|        | signals and coefficients in DSP systems      |              |              | 4                                |
| 8.     | Dynamic Range and Precision                  | 1            | T1           | -                                |
| 9.     | Sources of error in DSP implementations      | 1            | T1           | 4                                |
| 10.    | A/D Conversion errors                        | 1            | T1           | 4                                |
| 11.    |  | 1            | T1           |                                  |
|        | D/A Conversion Errors                        | 1            | T1           |                                  |
| 13.    | Compensating filter                          | 1            | T1           |                                  |
|        | Total periods required:                      | 15           |              |                                  |
|        | UNIT – II: Architectures for I               | Programma    |              |                                  |
| 14.    | Basic Architectural features, DSP            | 1            | T1           | Limitations of DSP               |
|        | Computational Building Blocks                |              |              | Processors.                      |
| 15.    | Bus Architecture and Memory                  | 1            | T1           |                                  |
| 16.    | Data Addressing Capabilities                 | 1            | T1           |                                  |
| 17.    | Address Generation Unit                      | 1            | T1           |                                  |
| 18.    | Programmability and Program Execution        | 2            | T1           |                                  |
| 19.    | Speed Issues                                 | 1            | T1           |                                  |
| 20.    | Features for External interfacing            | 1            | T1           |                                  |
|        | Total periods required:                      | 08           | I            |                                  |
|        | UNIT -III: Programmable                      | Digital Sigr | nal Processo | ors                              |
| 21.    | Commercial Digital signal processing Devices | 1            | T1           | Comparison of<br>TMS320C54XX DSP |
| 22.    | Data Addressing modes of                     | 2            | T1           | Processor with other             |

|     | TMS320C54XX DSP Processors               |             |            | DSP Processors.     |
|-----|--|-------------|------------|---------------------|
| 23. | Memory space of TMS320C54XX              | 1           | T1         |                     |
|     | Processors                               |             |            |                     |
| 24. | Program Control                          | 1           | T1         |                     |
| 25. | TMS320C54XX instructions and             | 2           | T1         |                     |
|     | Programming                              |             |            |                     |
| 26. | On-Chip Peripherals                      | 1           | T1         |                     |
| 27. | 1 1                                      | 1           | T1         |                     |
| 28. | Pipeline Operation of TMS320C54XX        | 1           | T1         |                     |
|     | Processors                               |             |            |                     |
|     | Total periods required:                  | 10          |            |                     |
|     | <b>UNIT -IV: Analog Devices</b>          | Family of   | DSP Devic  | ces                 |
| 29. | Analog Devices Family of DSP Devices     | 2           | T2         | Embedded Digital    |
| _>. | – ALU and MAC block diagram              | -           |            | Signal Processor    |
| 30. | Shifter Instruction                      | 1           | T2         | Design.             |
| 31. |  | 1           | T2         |                     |
| 32. | ADSP-2181 high performance Processor     | 1           | T2         |                     |
| 33. | Introduction to Blackfin Processor - The | 1           | T3         |                     |
|     | Blackfin Processor                       |             |            |                     |
| 34. |  | 1           | T3         |                     |
| 35. | Overview of Hardware Processing Units    | 1           | T3         | _                   |
|     | and Register files                       |             |            |                     |
| 36. |  | 1           | T3         |                     |
| 37. |  | 2           | T3         |                     |
|     | Peripherals                              |             |            |                     |
|     | Total periods required:                  | 11          |            |                     |
| J   | UNIT-V: Interfacing Memory and I/O Per   | ipherals to | ) Programm | nable DSP Devices   |
| 38. | Memory space organization                | 1           | T1         | Applications of DSP |
| 39. | External bus interfacing signals         | 1           | T1         | Processors.         |
| 40. | Memory interface                         | 1           | T1         | Research topics:    |
| 41. | Parallel I/O interface                   | 1           | T1         | Cordic Processors   |
| 42. | Programmed I/O                           | 1           | T1         |                     |
| 43. | Interrupts and I/O                       | 1           | T1         |                     |
| 44. | Direct memory access (DMA)               | 1           | T1         |                     |
|     | Total periods required:                  | 07          |            | ·                   |
|     | Grand total periods required:            | 51          |            |                     |

#### **TEXT BOOKS:**

- 1. Avtar Singh and S. Srinivasan, "Digital Signal Processing", Thomson Publications, 2004.
- 2. K Padmanabhan, R.Vijayarajeswaran, Ananthi. S, "A Practical Approach To Digital Signal Processing", New Age International, 2006/2009.
- 3. Woon-Seng Gan, Sen M. Kuo, "Embedded Signal Processing with the Micro Signal Architecture", Wiley-IEEE Press, 2007.

#### **REFERENCE BOOKS:**

- 1. B. Venkataramani and M. Bhaskar, "Digital Signal Processors, Architecture, Programming and Applications", TMH, 2002.
- 2. Jonatham Stein, "Digital Signal Processing", John Wiley, 2005.
- 3. Lapsley et al, "DSP Processor Fundamentals, Architectures & Features", S. Chand & Co, 2000.

Signature of the faculty Member



## SREE VIDYANIKETHAN ENGINEERING COLLEGE (Autonomous) Sree Sainath Nagar, A. Rangampet-517 102

## Department of Electronics and Communication Engineering

#### Lesson Plan cum Diary 2013-'14

Name of the Subject: Low power VLSI Design (10MT25702) Name of the faculty Member: M.Bharathi Class & Semester: M. Tech (VLSI) II Semester

| S. No. | Торіс                               | No. of<br>periods<br>required | Date(s)<br>covered | No. of<br>periods<br>used | Book(s)<br>followed | Remarks      |
|--------|-------------------------------------|-------------------------------|--------------------|---------------------------|---------------------|--------------|
|        | •                                   | Unit-I                        |                    |                           |                     |              |
| 1.     | Low power Design, An overview:      | 2                             |                    |                           | T1                  | Comparison   |
|        | Introduction to Low-Voltage Low     |                               |                    |                           |                     | of           |
|        | Power Design                        |                               |                    |                           |                     | CMOS,SOI     |
| 2.     | Limitations                         | 2                             |                    |                           | T1                  | and          |
| 3.     | Silicon-on-Insulator                | 1                             |                    |                           | T1                  | BiCMOS       |
| 4.     | MOS/Bi-CMOS PROCESSES: Bi-          | 1                             |                    |                           | T1                  | Processes.   |
|        | CMOS processes                      |                               |                    |                           |                     |              |
| 5.     | Integration and Isolation           | 2                             |                    |                           | T1                  |              |
|        | considerations                      |                               |                    |                           |                     |              |
| 6.     | Integrated Analog/Digital CMOS      | 2                             |                    |                           | T1                  |              |
|        | Process                             |                               |                    |                           |                     |              |
| 7.     | Realization of Bi-CMOS processes    | 2                             |                    |                           | T1                  |              |
|        | Total of periods required:          | 12                            |                    | Fotal of per              |                     |              |
|        | Unit-II: LOW-VOLTAGE/LOW            |                               | MOS/ BIC           | MOS PRO                   | CESSES              |              |
| 8.     | Deep submicron processes            | 2                             |                    |                           | T1                  | Deep Ultra   |
| 9.     | SOI CMOS                            | 3                             |                    |                           | T1                  | Submicron    |
| 10.    | Lateral BJT on SOI                  | 2                             |                    |                           | T1                  | Processes.   |
| 11.    | Future trends and directions of     | 2                             |                    |                           | T1                  |              |
|        | CMOS/Bi-CMOS processes              |                               |                    |                           |                     |              |
|        | Total of periods required:          | 09                            | r                  | Fotal of per              | riods used:         |              |
|        | Unit-III: DEVICE B                  | EHAVIOR                       | AND MOI            | DELING                    |                     |              |
| 12.    | Advanced MOSFET models              | 2                             |                    |                           | T1                  | Comparison   |
| 13.    | Limitations of MOSFET models        | 2                             |                    |                           | T1                  | of different |
| 14.    | Bipolar models                      | 2                             |                    |                           | T1                  | MOSFET       |
| 15.    | Analytical and Experimental         | 3                             |                    |                           | T1                  | and BJT      |
|        | characterization of sub-half micron |                               |                    |                           |                     | Models.      |
|        | MOS devices                         |                               |                    |                           |                     |              |
| 16.    | MOSFET in a Hybrid mode             | 2                             |                    |                           | T1                  |              |
|        | environnent                         |                               |                    |                           |                     |              |
|        | Total of periods required:          | 11                            | r                  | <b>Fotal of per</b>       | riods used:         |              |
|        | <b>i</b> i                          | Unit-IV:                      | I                  | - <b>L</b>                |                     | 1            |

| 17. | CMOS AND Bi-CMOS LOGIC                | 3       |                    | T1         | Design of    |
|-----|---------------------------------------|---------|--------------------|------------|--------------|
|     | GATES: Conventional CMOS and          |         |                    |            | Inverter and |
|     | Bi-CMOS logic gates                   |         |                    |            | Buffer       |
| 18. | Performance Evaluation                | 2       |                    | T1         | using        |
| 19. | LOW- VOLTAGE LOW POWER                | 2       |                    | T1         | advanced     |
|     | LOGIC CIRCUITS: Comparison            |         |                    |            | BiCMOS       |
|     | of advanced Bi-CMOS Digital           |         |                    |            | Circuit      |
|     | circuits                              |         |                    |            | Techniques.  |
| 20. | ESD-free Bi-CMOS                      | 2       |                    | T1         |              |
| 21. | Digital circuit operation and         | 2       |                    | T1         |              |
|     | comparative Evaluation                |         |                    |            |              |
|     | Total of periods required:            | 11      | Total of per       | iods used: |              |
|     |                                       | UNIT V: |                    |            |              |
| 22. | LOW POWER LATCHES AND                 | 2       |                    | T1         | Low Power    |
|     | FLIP FLOPS: Evolution of Latches      |         |                    |            | DRAM         |
|     | and Flip flops                        |         |                    |            | Design       |
| 23. | Quality measures for latches and Flip | 2       |                    | T1         | Research     |
|     | flops                                 |         |                    |            | Topic: Low   |
| 24. | Design perspective                    | 2       |                    | T1         | power        |
| 25. | SPECIAL TECHNIQUES Power              | 1       |                    | T1,T2      | clock tree   |
|     | Reduction in Clock Networks           |         |                    |            | design for   |
| 26. | CMOS Floating Node                    | 1       |                    | T1,T2      | Pre-Bond     |
| 27. | Low Power Bus                         | 1       |                    | T1,T2      | Testing of   |
| 28. | Delay Balancing                       | 1       |                    | T1         | 3-D          |
| 29  | Low Power Techniques for SRAM         | 1       |                    | T1         | Stacked      |
|     | -                                     |         |                    |            | ICs.         |
|     | Total of periods required:            | 11      | Total of per       |            |              |
|     | Grand total of periods required:      | 54      | Grand total of per | iods used: |              |

#### **TEXT BOOKS:**

- 1. Yeo Rofail/ Gohl (3 Authors), "CMOS/Bi-CMOS ULSI low voltage, low power", Pearson Education Asia 1st Indian reprint, 2002.
- 2. Gary K. Yeap, "Practical Low Power Digital VLSI Design", KAP, 2002.

#### **REFERENCES:**

- 1. Douglas A.Pucknell & Kamran Eshraghian, "Basic VLSI Design", PHI, 3<sup>rd</sup> edition.
- 2. J.Rabaey, "Digital Integrated circuits", PH. N.J 1996.

Signature of the faculty Member



SREE VIDYANIKETHAN ENGINEERING COLLEGE (Autonomous)

Sree Sainath Nagar, A. Rangampet-517 102

## **Department of Electronics and communication Engineering**

#### Lesson Plan

Name of the Subject: Mixed Signal Design (14MT25703) Class & Semester: M. Tech. (VLSI) – II Semester Name of the faculty Member: K. Neelima

| S.  | Topic  | No. of periods | Book(s)<br>followed | Topics for self study         |
|-----|--|----------------|---------------------|-------------------------------|
| No. | UNIT L SWITCHED C  |                |                     |                               |
| 1   | UNIT – I: SWITCHED CA                                    |                |                     |                               |
| 1.  | Introduction to Switched Capacitor                       | 2              | T2                  | Nonlinearity and<br>Mismatch. |
| 2   | circuits- basic building blocks                          | 2              | T2                  |                               |
| 2.  | Operation and Analysis                                   | 3              | T2<br>T2            |                               |
| 3.  | Non-ideal effects in switched capacitor circuits         |                | T2                  | -                             |
| 4.  | Switched capacitor integrators first order filters       | 2              | T2                  |                               |
| 5.  | Switch sharing   | 2              | T2                  |                               |
| 6.  | Biquad filters   | 2              | T3                  |                               |
|     | Total periods required:                                  | 14             |                     |                               |
|     | UNIT-II: PHASED L  | OCK LOO        | P (PLL)             |                               |
| 7.  | Basic PLL topology                                       | 1              | T1                  | Phase Detector                |
| 8.  | Dynamics of simple PLL                                   | 1              | T1                  |                               |
| 9.  | Charge pump PLLs-Lock acquisition                        | 1              | T1                  |                               |
| 10. |  | 1              | T1                  |                               |
|     | pump   |                |                     |                               |
| 11. | Basic charge pump PLL                                    | 1              | T1                  | -                             |
| 12. | Non-ideal effects in PLLs-PFD/CP non-<br>idealities      | 1              | T1                  |                               |
| 13. | Jitter in PLLs   | 1              | T1                  |                               |
|     | Delay locked loops, applications                         | 1              | T1                  |                               |
|     | Total periods required:                                  | 08             |                     | ·                             |
|     | UNIT-III: DATA CONVER                                    | TER FUN        | DAMENTA             | LS                            |
| 15. | DC and dynamic specifications                            | 2              | Т3                  | Signed Codes,                 |
| 16. | Quantization noise                                       | 2              | Т3                  | Performance<br>Limitations    |
| 17. | Nyquist rate D/A converters- Decoder<br>based Converters | 2              | Т3                  |                               |
| 18. | Binary-Scaled converters                                 | 2              | Т3                  | 1                             |
| 19. | Thermometer-code converters                              | 2              | Т3                  | 1                             |
| 20. | Hybrid converters  | 2              | Т3                  | 1                             |
|     | Total periods required:                                  | 12             | 1                   | 1                             |
|     | UNIT IV: NYQUIST RAT                                     |                | NVERTER             | S                             |
| 21. | Successive approximation converters                      | 1              | Т3                  | Classification of Data        |
| 22. | Flash converter  | 1              | Т3                  | Converters,                   |

| 23. | Two-step A/D converters              | 1       | Т3      | Algorithmic (or Cyclic)                     |
|-----|--------------------------------------|---------|---------|---|
| 24. | Interpolating A/D Converters         | 1       | Т3      | A/D Converters                              |
| 25. | Folding A/D converters               | 1       | Т3      |   |
| 26. | Pipelined A/D converters             | 1       | Т3      |   |
| 27. | Time-Interleaved Converters          | 2       | Т3      |   |
|     | Total periods required:              | 08      |         |   |
|     | UNIT V: OVERSAMPL                    | ING CON | VERTERS |   |
| 28. | Noise shaping modulators             | 1       | Т3      | System architectures                        |
| 29. | Decimating filters and interpolating | 1       | Т3      | Research Topics:                            |
|     | filters                              |         |         | High-speed Wireline,                        |
| 30. | Higher order modulators              | 3       | Т3      | optical and wireless<br>Analog RF front-end |
| 31. | Delta sigma modulators with multibit | 3       | Т3      | circuits                                    |
|     | quantizers                           |         |         |   |
| 32. | Delta sigma D/A                      | 1       | Т3      |   |
|     | Total periods required:              | 09      |         |   |
|     | Grand Total periods required:        | 51      |         |   |

#### **TEXT BOOKS:**

- T1: Behzad Razavi, "Design of Analog CMOS Integrated Circuits", TMH Edition, 2002.
- T2: Philip E. Allen and Douglas R. Holberg, "CMOS Analog Circuit Design", Oxford University Press, International 2<sup>nd</sup> Edition/Indian Edition, 2010.
- T3: David A. Johns, Ken Martin, "Analog Integrated Circuit Design", Wiley Student Edition, 2013.

#### **REFERENCE BOOKS:**

- R1: Rudy Van De Plassche, "CMOS Integrated Analog-to-Digital and Digital-to-Analog converters", Kluwer Academic Publishers, 2003.
- R2: Richard Schreier, "Understanding Delta-Sigma Data converters", Wiley Interscience, 2005.
- R3: R. Jacob Baker, "CMOS Mixed-Signal Circuit Design", Wiley Interscience, 2009.

Signature of the faculty Member framing the syllabus



(Autonomous)

Sree Sainath Nagar, A. Rangampet-517 102

#### **Department of Electronics and communication Engineering**

#### <u>Lesson Plan</u>

Name of the Subject: Physical Design Automation (14MT25701) Class & Semester: M. Tech. (VLSI) – II Semester Name of the faculty Member: Mr.G.Naresh

| S.<br>No. | Торіс  | No. of periods | Book(s)<br>followed | Topics for self<br>study   |
|-----------|--|----------------|---------------------|----------------------------|
|           | UNIT- I INTRODUCTION TO VLSI DE                  |                |                     |                            |
|           |  |                |                     |                            |
| - 1       |  |                | <b>T</b> 4          |                            |
| 1.        | Introduction to VLSI Design automation tools     | 2              | T1                  | VLSI Design<br>problems,   |
| 2.        | Introduction to algorithmic graph theory         | 2              | T1                  | structural and             |
| ۷.        | introduction to algorithmic graph theory         | 2              |                     | logic domain               |
| 3.        | Computational Complexity                         | 2              | T1                  | Transistor level           |
|           |  |                |                     | design                     |
| 4.        | Tractable and Intractable problems               | 2              | T1                  | -                          |
| 5.        | Combinational optimization                       | 2              | T1                  |                            |
|           | Total periods required:                          |                | т                   |                            |
|           | UNIT- II LAYOUT COM                              | IFACTION       | N                   |                            |
| 6.        | Design rules                                     | 2              | T1                  |                            |
| 7.        | problem formulation                              | 2              | T1                  | Symbolic layout            |
| 8.        | algorithms for constraint graph compaction       | 2              | T1                  | Circuit                    |
| 9.        | placement & partitioning algorithms              | 2              | T1                  | representations            |
| 10.       |  | 2              | T1                  |                            |
| 10.       | plan sizing                                      | _              |                     |                            |
| 11.       |  | 2              | T1                  | -                          |
|           | types of routing proceeding                      |                |                     |                            |
|           | Total periods required:                          | 12             | •                   | ·                          |
|           | UNIT -III: SIMULATION AN                         | D SYNTH        | ESIS                |                            |
| 12.       | Gate Level Modeling and Simulation               | 2              | T1                  | General remarks<br>on VLSI |
| 13.       | Switch Level Modeling and Simulation             | 2              | T1                  | simulation and             |
|           |  |                |                     | synthesis                  |
| 14.       | Basic issues and Terminology                     | 2              | T1                  |                            |
|           |  |                |                     | -                          |
| 15.       | Binary-Decision diagrams                         | 2              | T1                  |                            |
| 14        | Two-Level logic Synthesis                        | 2              | T1                  | -                          |
| 10.       | I wo-Level logic Synthesis                       | 2              | 11                  |                            |
|           | Total periods required:                          | 10             | <u> </u>            |                            |
|           | UNIT – IV: HIGH LEVEL SYNTH                      |                |                     |                            |
| 17.       | Hardware modeling                                | 2              | T1                  |                            |
|           |  |                |                     | 4                          |
| 18.       | internal representation of the input algorithm   | 2              | T1                  |                            |
| 10        | allocation assignment and scheduling algorithms  | 2              | T1                  | 4                          |
| 19.       | allocation, assignment and scheduling algorithms | 2              | T1                  |                            |

| 20. | ASAP scheduling   | 1              | T1         |   |
|-----|---|----------------|------------|---|
| 21. | Mobility based scheduling                                   | 1              | T1         |   |
| 22. | list scheduling & force-directed scheduling                 | 2              | T1         |   |
|     | Total periods required:                                     | 10             |            |   |
|     | UNIT – V: PHYSICAL DESIGN AUTOMA                            | <b>FION OF</b> | FPGA's & N | ICM's                                     |
| 23. | FPGA technologies   | 1              | T2         | Research<br>Topics:                       |
| 24. | Physical Design cycle for FPGA's                            | 1              | T2         | Parallelized EDA<br>applications to fully |
| 25. | Partitioning and Routing for segmented and staggered Models | 2              | Т2         | leverage multi-core<br>machines           |
| 26. | MCM technologies  | 1              | T2         |   |
| 27. | MCM physical design cycle                                   | 1              | T2         |   |
| 28. | Partitioning  | 1              | T2         |   |
| 29. | Placement- Chip Array based and Full Custom Approaches      | 2              | T2         |   |
| 30. | Routing- Maze routing, Multiple stage routing,              | 2              | T2         |   |
| 31. | Routing and Programmable MCM's                              | 1              | T2         |   |
|     | Total periods required:                                     | 12             | -          |   |
|     | Grand total periods required:                               |                |            |   |

#### **TEXTBOOKS:**

- T1. S.H.Gerez, "Algorithms for VLSI Design Automation", John wiley & Sons Pvt. Ltd, 2<sup>nd</sup> edition 1999.
- T2. Naveed Sherwani, "Algorithms for VLSI Physical Design Automation", Springer International Edition, 3rd edition, 2005.

#### **REFERENCES:**

- R1. Hill & Peterson, "Computer Aided Logical Design with Emphasis on VLSI", John wiley & Sons Pvt. Ltd,4<sup>th</sup> edition, 1993.
- R2. Wayne Wolf, "Modern VLSI Design Systems on silicon", Pearson Education Asia, 2nd Edition, 1998

Signature of the faculty Member Framing the syllabus



(Autonomous)

Sree Sainath Nagar, A. Rangampet-517 102

#### **Department of Electronics and communication Engineering**

#### Lesson Plan

Name of the Subject: RFIC DESIGN (14MT25704) Class & Semester: M. Tech. (VLSI) – II Semester Name of the faculty Member:

| S.<br>No. | Торіс   | No. of         | Book(s)<br>followed | Topics for self study                           |
|-----------|---|----------------|---------------------|---|
| NO.       | UNIT – I: BASIC CONO                            | periods        |                     |   |
| 1.        | Introduction to RF Design                       |                | T1                  |   |
| 2.        | Units in RF design                              | 1              | T1                  | BJT and MOSFET                                  |
|           |   |                |                     | behavior at RF                                  |
| 3.        | Time Variance and Nonlinearity                  |                |                     | frequencies, Modeling<br>of the transistors and |
| 4.        | Effects of nonlinearity                         | 1              | T1                  | SPICE models, Passive                           |
| 5.        | random processes and Noise                      | 1              | T1                  | Devices   |
| 6.        | Definitions of sensitivity and dynamic range    | 1              | T1                  |   |
| 7.        | Passive impedance transformation                | 1              |                     |   |
| 8.        | Scattering parameters                           | 1              | T1                  |   |
|           |   |                |                     |   |
|           | Total periods required:<br>UNIT – II: TRANSCEIV | 07<br>ER ARCHI | TECTURE             | 5   |
| 9.        | General considerations                          | 1              | T1                  | Analog and digital                              |
| 10.       | Heterodyne receivers                            | 2              | T1                  | Modulations, Multiple                           |
| 11.       | Modern heterodyne receivers                     | 1              | T1                  | Access Techniques,                              |
| 12.       | Direct conversion receivers                     | 2              | T1                  | Wireless standards                              |
| 13.       | Image-Reject receivers                          | 2              | T1                  |   |
| 14.       |   | 2              | T1                  |   |
| 15.       | Direct Conversion transmitters                  | 2              | T1                  |   |
| 16.       | Modern direct conversion Transmitters           | 1              | T1                  |   |
| 17.       | Heterodyne Transmitters, Other                  | 1              | T1                  |   |
|           | Transmitter Architectures                       |                |                     |   |
|           | Total periods required:                         | 14             |                     |   |
|           | UNIT -III: LNA                                  | AND MIX        | ERS                 |   |
| 18.       | General considerations                          | 1              | T1                  | High IP <sub>2</sub> LNAs,<br>Nonlinearity      |
| 19.       | Problem of input matching                       | 1              | T1                  | calculations, Improved mixer topologies         |
| 20.       |   | 2              | T1                  | mixer topologies                                |
| 21.       | Gain Switching                                  |                | T1                  |   |
| 22.       |   | 1              | T1                  |   |
| 23.       | Mixers-General considerations                   | 1              | T1                  | 1   |

| 24. | Passive down conversion mixers          | 2       | T1              |                         |
|-----|---|---------|-----------------|-------------------------|
| 25. | Active down conversion mixers           | 2       | T1              | -                       |
| 26. |   | 1       | T1              |                         |
|     | Total periods required:                 | 11      |                 |                         |
|     | UNIT – IV: OS                           | CILLATO | RS              |                         |
| 27. | Performance parameters                  | 1       | T1              | Quadrature Oscillators  |
| 28. |   | 1       | T1              |                         |
| 29. | Cross coupled oscillator                | 1       | T1              |                         |
| 30. | Three point oscillators                 | 1       | T1              |                         |
| 31. | Voltage Controlled Oscillators          | 2       | T1              |                         |
| 32. | LC VCOs with wide tuning range          | 2       | T1              | -                       |
| 33. | phase noise                             | 1       | T1              | -                       |
| 34. | Mathematical model of VCOS              | 1       | T1              | -                       |
|     | Total periods required:                 | 10      | •               | -                       |
|     | UNIT – V: PLL AND P                     | OWER AN | <b>APLIFIER</b> |                         |
| 35. | Phase detector                          | 1       | T1              | Frequency Synthesizes   |
| 36. | Type-I PLLs                             | 1       | T1              |                         |
| 37. | Type-II PLLs                            | 1       | T1              |                         |
| 38. | PFD/CP Nonidealities                    | 1       | T1              |                         |
| 39. | Phase noise in PLLs                     | 1       | T1              | <b>Research Topics:</b> |
| 40. | Loop Bandwidth                          |         |                 | RF Front End Design     |
| 41. | Power Amplifiers-General considerations | 1       | T1              | For Cognitive Radio,    |
| 42. | Classification of power amplifiers      | 2       | T1              | Ultra Low Power RFIC    |
| 43. | High- Efficiency power amplifiers       | 2       | T1              | Design for Wireless     |
| 44. | Cascode output stages                   | 1       | T1              | communication           |
| 45. | Large signal impedance matching         | 1       | T1              |                         |
| 46. | Linearization techniques                | 1       | T1              |                         |
|     | Total periods required:                 | 13      |                 |                         |
|     | Grand total periods required:           | 55      |                 |                         |

#### Text Books:

T1: B.Razavi, "RF Microelectronics", Prentice-Hall, 2<sup>nd</sup> edition, 1998.

#### **Reference Books:**

- R1: T.H.Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", Cambridge University Press, 2<sup>nd</sup>, 1998.
- R2: R.Jacob Baker, Harry W.Li, D.E. Boyce, "CMOS Circuit Design, Layout and Simulation", Prentice-Hall of India, 1998.

Signature of the faculty Member framing the syllabus



(Autonomous)

Sree Sainath Nagar, A. Rangampet-517 102

## **Department of Electronics and communication Engineering**

## Lesson Plan

Name of the Subject: Transform Techniques (14MT13808) Class & Semester: M. Tech. (CMS & DECS) – I Semester Name of the faculty Member: Mr. K. V Koteswara Rao

| S. No.           | Торіс  | No. of<br>periods       | Book(s)<br>followed | Topics for self study     |
|------------------|--|-------------------------|---------------------|---------------------------|
|                  | UNIT   | <b>.</b>                | Ionoweu             |                           |
| 1.               | Review of Transforms:  | 1                       | T2                  | Parseval's Identity for   |
|                  | Vector space, functions and function   |                         |                     | the CWT, Inverse          |
|                  | spaces   |                         |                     | CWT as a many-to-         |
| 2.               | Fourier transform  | 2                       | T2                  | One Operation.            |
| 3.               | Short-Time Fourier Transform   | 2                       | T2                  |                           |
| 4.               | Walsh, Hadamard, Haar  | 1                       | R1                  |                           |
| 5.               | Slant, KLT, Hilbert transforms   | 1                       | R1                  |                           |
| 6.               | Continuous Wavelet Transform:  | 1                       | T1                  |                           |
|                  | Introduction, Continuous-Time Wavelets   |                         |                     |                           |
| 7.               | Definition of the CWT  | 1                       | T1                  |                           |
| 8.               | The CWT as a correlation   | 1                       | T1                  |                           |
| 9.               | Constant Q-Factor Filtering Interpretation   | 2                       | T1                  |                           |
| 10               | and Time-Frequency Resolution  | 1                       | T1                  |                           |
| 10.              | The CWT as an operator   | 1                       | T1<br>T1            |                           |
| 11.              | Inverse CWT  | -                       | 11                  |                           |
|                  | Total periods required:  | 14                      |                     |                           |
| UN               | IT -II: DISCRETE WAVELET TRANSF<br>DECOMPC   |                         | <b>DORTHOG</b>      | ONAL WAVELET              |
| 12.              | Introduction   | SITION                  | T1                  | Regularity and            |
| 12.              | Introduction   | 1                       | 11                  | convergence, Band         |
|                  |  |                         |                     | limited Bi-orthogonal     |
| 13.              | Approximations of vectors in nested  | 1                       | T1                  | Decomposition, Design     |
|                  | linear vector spaces   |                         |                     | and Selection of          |
| 14.              | Example of an MRA-Bases for the  | 2                       | T1                  | Wavelets.                 |
|                  | Approximation Subspaces and Harr   |                         |                     | vv u voloto.              |
|                  | Scaling Function   |                         |                     |                           |
| 15.              | Bases for the Detail Subspaces and Harr  | 2                       | T1                  |                           |
|                  | Wavelet  |                         |                     |                           |
| 16.              | Digital Filter Implementation of the Harr  | 2                       | T1                  |                           |
|                  | Digital I nice implementation of the Harr  |                         |                     |                           |
|                  | Wavelet Decomposition  |                         |                     |                           |
|                  | 1  | 08                      |                     |                           |
|                  | Total periods required:  | 08<br>LETS, ANI         | D THEIR R           | ELATIONSHIP TO            |
|                  | 1  | LETS, ANI               | D THEIR R           | ELATIONSHIP TO            |
|                  | Total periods required:<br>IT -III: MRA ORTHONORMAL WAVE                             | LETS, ANI               | <b>D THEIR R</b>    | ELATIONSHIP TO Daubechies |
| UN               | Total periods required:<br>IT -III: MRA ORTHONORMAL WAVE<br>FILTER H                 | LETS, ANI               |                     |                           |
| <b>UN</b><br>17. | Total periods required:<br>IT -III: MRA ORTHONORMAL WAVE<br>FILTER H<br>Introduction | LETS, ANI<br>BANKS<br>1 | T1                  | Daubechies                |

|     | MRA                                      |          |                | Functions.              |
|-----|--|----------|----------------|-------------------------|
| 20. | A Wavelet basis for MRA                  | 2        | T1             | 7                       |
| 21. | Digital Filtering Interpretation         | 1        | T1             |                         |
| 22. | Examples of Orthogonal Basis             | 1        | T1             |                         |
|     | Generating Wavelets                      |          |                |                         |
| 23. | Interpreting Orthonormal MRAs for        | 2        | T1             |                         |
|     | Discrete time signals                    |          |                |                         |
| 24. | Miscellaneous issues Related to PRQMF    | 1        | T1             |                         |
|     | Filter Banks                             |          |                |                         |
| 25. | Generating Scaling Functions and         | 1        | T1             |                         |
|     | Wavelets from Filter Coefficients        |          |                |                         |
|     | Total periods required:                  | 12       |                |                         |
|     | UNIT – IV: ALTERNATIVE WA                | VELET R  | EPRESENT       | TATIONS                 |
| 26. | Bi-orthogonal Wavelet Bases              | 2        | T1             | M-Band Wavelets,        |
| 27. | Filtering Relationship for Bi-orthogonal | 1        | T1             | Lifting Scheme.         |
|     | Filters                                  |          |                |                         |
| 28. | Examples of Bi-orthogonal Scaling        | 1        | T1             |                         |
|     | Functions and Wavelets                   |          |                |                         |
| 29. | Two-Dimensional Wavelets                 | 2        | T1             |                         |
| 30. | Non-separable Multidimensional           | 1        | T1             |                         |
|     | Wavelets                                 |          |                |                         |
| 31. | Wavelet Packets                          | 2        | T1             |                         |
|     | Total periods required:                  | 09       |                |                         |
|     | UNIT – V: APPLICATI                      | ONS OF W | <b>AVELETS</b> |                         |
| 32. | Wavelet De-noising                       | 2        | T1             | Wavelets in Boundary    |
| 33. | Speckle Removal                          | 1        | T1             | Value Problems.         |
| 34. | Edge Detection and Object Isolation      | 2        | T1             | <b>Research Topics:</b> |
| 35. | Image Fusion                             | 2        | T1             | Adaptive Wavelet        |
| 36. | Object Detection by Wavelet Transforms   | 1        | T1             | Transforms, Stationary  |
|     | of Projections                           |          |                | Wavelet Transforms,     |
| 37. | Scaling Functions as signaling pulses    | 2        | T1             | Cycle Wavelet           |
| 38. | Discrete Wavelet Multitone Modulation    | 1        | T1             | Transforms.             |
|     | Total periods required:                  | 11       | •              |                         |
|     | Grand total periods required:            | 54       |                |                         |

#### **Text Books:**

- T1: Raghuveer M.Rao and Ajit S.Bopardikar, "Wavelet Transforms-Introduction to theory and applications", Pearson edu, 1998.
- T2: Soman.K.P, Ramachandran.K.I, Resmi.N.G, "Insight into Wavelets from theory to *Practice*", PHI, Third Edition, 2010.

#### **Reference Books:**

- R1. R. C. Gonzalez, R. E. Woods, "*Digital Image Processing*," 2nd Edition, Pearson Education, 1992.
- R2: Jaideva C Goswami, Andrew K.Chan, "Fundamentals of Wavelets-Theory, Algorithms and Applications", John Wiley and sons, 1999.
- R3: C.Sidney Burrus, Ramesh A Gopinath and Haitao Guo, "Introduction to Wavelets and Wavelet Transforms", Prentice Hall, 1998.

# Signature of the faculty Member framing the syllabus

#### Signature of the Chairman (BOS)



(Autonomous)

Sree Sainath Nagar, A. Rangampet-517 102

#### **Department of Electronics and communication Engineering**

#### Lesson Plan

Name of the Subject: Wireless Sensor Networks (14MT257709) Class & Semester: M. Tech. (CMS) – II Semester Name of the faculty Member: Dr. V. R. Anitha

| S.               | Торіс  | No. of  | Book(s)  | Topics for self study |
|------------------|--|---------|----------|-----------------------|
| No.              |  | periods | followed |                       |
|                  | UNIT – I: INTRODUCTION TO W  |         |          | WORKS                 |
| 1.               | Challenges for wireless sensor networks  | 1       | T1       |                       |
| 2.               | Comparison of sensor network with ad<br>hoc network  | 1       | T1       |                       |
| <u>3.</u><br>4.  | Single node architecture - Hardware<br>components  | 2       | T1       |                       |
| 5.<br>6.         | Energy consumption of sensor nodes   | 2       | T1       | Security in Sensor    |
| 7.               | Network architecture: Sensor network scenarios - types of sources and sinks                                  | 1       | T1       | networks              |
| 8.               | Single hop versus multi-hop networks, multiple sinks and sources   | 1       | T1       |                       |
| 9.<br>10.<br>11. | Design principles for wireless sensor networks   | 3       | T1       |                       |
|                  | Total periods required:  | 11      | 1        |                       |
|                  | UNIT – II: PHYSI   |         | र        |                       |
| 12.              | Introduction, wireless channel and communication fundamentals  | 1       | T1       |                       |
| 13.              | Frequency allocation   | 1       | T1       |                       |
| 14.              | Modulation and demodulation  | 1       | T1       |                       |
| 15.              | Wave propagation effects and noise,  | 1       | T1       |                       |
| 16.              | Channels models  | 1       | T1       |                       |
| 17.              | Spread spectrum communication  | 1       | T1       | Localization, IEEE    |
| 18.              | Packet transmission and synchronization  | 1       | T1       | 802.15.4 low rate     |
| 19.              | Quality of wireless channels and<br>measures for improvement   | 1       | T1       | WPAN                  |
| 20.              | Physical layer and transceiver design<br>consideration in wireless sensor<br>networks - Energy usage profile | 1       | T1       |                       |
| 21.              | Choice of modulation, Power  |         |          |                       |
| 22.              | Management.  | 2       | T1       |                       |
|                  | Total periods required:  | 11      | 1        | 1                     |
|                  | UNIT -III: DATA LINK LAYE  | R       |          |                       |
| 23.              | MAC protocols: fundamentals of wireless<br>MAC protocols   |         | T1       | Practical             |
| 24.              | Requirements and design constraints for wireless MAC protocols   | 2       |          | implementation issues |

| 25. | Important classes of MAC protocols,  | 1        | T1  |   |
|-----|--|----------|-----|---|
| 26. | MAC protocols for wireless sensor<br>networks  | 1        | T1  |   |
| 27. | Low duty cycle protocols and wakeup concepts   | 1        | T1  |   |
| 28. | Sparse topology and energy management (STEM)   | 1        | T1  |   |
| 29. | S-MAC  | 1        | T1  |   |
| 30. | Wakeup radio concepts  | 1        | T1  |   |
| 31. | Contention-based protocols - CSMA protocols  | 1        | T1  |   |
| 32. | PAMAS  | 1        | T1  |   |
| 33. | Schedule-based protocols - SMAC,<br>BMAC   | 1        | T1  |   |
| 34. | Traffic-adaptive medium access protocol (TRAMA)  | 1        | T1  |   |
| 35. | Link Layer protocols – fundamentals task and requirements  | 1        | T1  |   |
| 36. | Error control - Causes and<br>characteristics of transmission errors,<br>ARQ techniques,   | 1        | T1  |   |
| 37. |  | 1        | T1  |   |
|     | Hybrid schemes, Power control  | 1        | T1  |   |
|     | Total periods required:  | 16       |     |   |
|     | UNIT – IV: NET   |          | ′FR |   |
|     | Gossiping and agent-based uni-cast   |          |     |   |
| 39. | forwarding - Basic idea, Randomized<br>forwarding, Energy-efficient unicast  | 1        | T1  |   |
| 40. | Broadcast and multicast - Source-based tree protocols  | 1        | T1  |   |
| 41. | Shared, core-based tree protocols,<br>Mesh-based protocols   | 1        | T1  |   |
| 42. | Geographic routing - Basics of position-<br>based routing  | 1        | T1  |   |
| 43. | Geocasting   | 1        | T1  |   |
| 44. | Mobile nodes - Mobile sinks, Mobile data collectors  | 1        | T1  |   |
| 45. | Mobile regions   | 1        | T1  |   |
| 46. | Data centric and content-based<br>networking - Introduction  | 1        | T1  |   |
| 47. | Data-centric routing   | 1        | T1  |   |
| 48. | Data aggregation   | 1        | T1  |   |
|     | Total periods required:  | 10       |     |   |
|     | UNIT – V: TRAN   | SPORT LA | YER |   |
| 49. | The transport layer and QoS in wireless<br>sensor networks - Quality of<br>service/reliabilitym, Transport protocols                       | 1        | T1  | Sensor Node<br>Hardware- Node-level<br>software platforms                     |
| 50. | Coverage and deployment - Sensing models, Coverage measures  | 1        | T1  | standardization:<br>IEEE 802.15.4 & IEEE                                      |
| 51. | Uniform random deployments: Poisson<br>point processes, Coverage of random<br>deployments: Boolean sensing model,<br>general sensing model | 2        | T1  | 802.11<br><b>Research Topics:</b><br>Node-level simulators<br>Wireless Sensor |

| 50  | Coverage determination, Coverage of   |   | T1 | Networks |
|-----|---|---|----|----------|
| 52. | Coverage determination, Coverage of grid deployments, Reliable data transport     | 1 | T1 |          |
| 53. | Single packet delivery - Using a single path, Multiple paths, Multiple receivers  | 1 | T1 |          |
| 54. | Congestion control and rate control -<br>Congestion situations in sensor networks | 1 |    |          |
| 55. | Mechanisms for congestion detection<br>and handling                               | 1 | T1 |          |
| 56. | Protocols with rate control   | 1 |    |          |
| 57. | The CODA congestion-control framework   | 1 |    |          |
|     | Total periods required:   |   |    |          |
|     | Grand total periods required:   |   | 5  | 57       |

#### Text Books:

T1: Holger Karl , Andreas willig "Protocol and Architecture for Wireless Sensor Networks", John wiley publication, Oct 2007.

#### **Reference Books:**

- R1: Feng zhao, Leonidas guibas, Elsivier, "Wireless Sensor Networks: an information processing approach –publication, 2004.
- R2: Edgar H .Callaway, First Edition,"Wireless Sensor Networks : Architecture and protocol", CRC press 2003.
- R3: C.S.Raghavendra Krishna, M.Sivalingam and Tarib znati, "Wireless Sensor Networks", Springer publication, 2006

Signature of the faculty Member framing the syllabus