

SREE VIDYANIKETHAN ENGINEERING COLLEGE (AUTONOMOUS)  
SREE SAINATH NAGAR, A. RANGAMPET-517 102



Department of Computer Science and Engineering  
**LESSON PLAN**

**Name of the Subject: DIGITAL LOGIC DESIGN (14BT30502)**

**Class & Semester: II B. Tech - I Semester**

**Name(s) of the faculty Member(s): Ms. E. Sandhya  
Ms. K. Nirmala**

S.	Topic	No. of	Book(s)	Dates	Topics for self study
<b>UNIT-I: BINARY SYSTEMS</b>					
1	Digital Systems, Binary Numbers	1	T1		Binary Codes, Digital Logic Families
2	Number base conversions	1	T1		
3	Octal and Hexadecimal Numbers	1	T1		
4	Tutorial-1	1			
5	Complements	1	T1		
6	Signed binary numbers	1	T1		
7	Boolean Algebra, Boolean functions	1	T1		
8	Tutorial-2	1			
9	Canonical and standard forms	1	T1		
10	Other logic operations	1	T1		
11	Digital logic gates, Formative Test	1	T1		
12	Tutorial-3	1			
<b>Total periods required:</b>		<b>12</b>			
<b>UNIT - II: GATE LEVEL MINIMIZATION</b>					
13	The k-map method	1	T1		Prime Implicants - Method for Simplification of Boolean Functions
14	Four-variable map	1	T1		
15	Five-Variable map	1	T1		
16	Tutorial-4	1			
17	Product of sums simplification	1	T1		
18	Don't-care conditions	1	T1		
19	NAND and NOR implementation	1	T1		
20	Tutorial-5	1			
21	Other Two-level implementations	1	T1		
22	Exclusive - OR function, Formative Test	1	T1		
<b>Total periods required:</b>		<b>10</b>			
<b>UNIT -III: COMBINATIONAL LOGIC</b>					
23	Combinational Circuits	1	T1		Binary Multiplier Circuits
24	Tutorial-6	1			
25	Analysis procedure	1	T1		
26	Design Procedure	1	T1		
27	Binary Adder-Subtractor	1	T1		
28	Tutorial-7	1			
29	BCD Adder	1	T1		
30	Magnitude Comparator	1	T1		
31	Decoders	1	T1		
32	Tutorial-8	1			

<b>33</b>	Encoders	1	T1		
<b>34</b>	Multiplexers, De-Multiplexers, Formative test	1	T1		
<b>Total periods required:</b>		<b>12</b>			
<b>UNIT – IV: SEQUENTIAL LOGIC</b>					
<b>35</b>	Latches	1	T1		State Reduction and Assignment
<b>36</b>	Tutorial-9	1			
<b>37</b>	Flip-Flops	1	T1		
<b>38</b>	Analysis of clocked sequential circuits	1	T1		
<b>39</b>	Design of synchronous sequential	1	T1		
<b>40</b>	Tutorial-10	1			
<b>41</b>	Registers, shift registers	1	T1		
<b>42</b>	Ripple counters	1	T1		
<b>43</b>	Synchronous counters-1	1	T1		
<b>44</b>	Tutorial-11	1			
<b>45</b>	Synchronous counters-2	1	T1		
<b>46</b>	Ring Counter and Johnson Counter, Formative Test	1	T1		
<b>Total periods required:</b>		<b>12</b>			
<b>UNIT – V: MEMORY AND PROGRAMMABLE LOGIC</b>					
<b>47</b>	Random-Access Memory	1	T1		Asynchronous sequential circuits
<b>48</b>	Tutorial-12	1			
<b>49</b>	Memory Decoding	1	T1		
<b>50</b>	Error Detection and Correction	1	T1		
<b>51</b>	Read-only memory-1	1	T1		
<b>52</b>	Tutorial-13	1			
<b>53</b>	Read-only memory-2	1	T1		
<b>54</b>	Programmable logic Array	1	T1		
<b>55</b>	programmable Array logic	1	T1		
<b>56</b>	Tutorial-14	1			
<b>57</b>	Sequential Programmable Devices, Formative Test	1	T1		
<b>Total periods required:</b>		<b>11</b>			
<b>Grand total periods required:</b>		<b>57</b>			

**TEXT BOOK:**

T1. M. Morris Mano, "Digital Design", 3<sup>rd</sup>ed, Pearson Education/PHI, 1999

**REFERENCE BOOKS:**

R1. David J Comer, "Digital Logic and State Machine Design", Third Edition, Oxford University Press, 2012

R2. Charles H. Roth Jr, "Fundamentals of Logic Design", Fifth edition, Cengage Learning, 2008.

**Faculty Member**

**HOD**